VEDLIoT took part in the 33rd International Conference on Field-Programmable Logic and Applications (FPL 2023), in Gothenburg, Sweden. René Griessl (UNIBI) presented VEDLIoT and our latest achievements in the Research Projects Event session, giving a presentation entitled "Accelerators for Heterogenous Computing in AIoT".
Report
Share
Report
Share
1 of 19
More Related Content
Similar to VEDLIoT at FPL'23_Accelerators for Heterogenous Computing in AIoT
Backend.AI Technical Introduction (19.09 / 2019 Autumn)Lablup Inc.
This slide introduces technical specs and details about Backend.AI 19.09.
* On-premise clustering / container orchestration / scaling on cloud
* Container-level fractional GPU technology to use one GPU as many GPUs on many containers at the same time.
* NVidia GPU Cloud integrations
* Enterprise features
This document discusses NVIDIA's chips for automotive, HPC, and networking. For automotive, it describes the Tegra line of SOC chips used in cars like Tesla, and upcoming chips like Orin and Atlan. For HPC, it introduces the upcoming Grace CPU designed for giant AI models. For networking, it presents the BlueField line of data processing units (DPUs) including the new 400Gbps BlueField-3 chip and the DOCA software framework. The document emphasizes that NVIDIA's GPU, CPU, and DPU chips make yearly leaps while sharing a common architecture.
Webinar: NVIDIA JETSON – A Inteligência Artificial na palma de sua mãoEmbarcados
Objetivo do Webinar: Venha saber como a plataforma NVIDIA Jetson e suas ferramentas habilitam você a desenvolver e implantar robôs, drones, aplicativos de IVA e outras máquinas autônomas com tecnologia AI que pensam por conta própria.
Apoio: Arrow e NVIDIA.
Convidado: Marcel Saraiva
Gerente de Contas Enterprise da NVIDIA, executivo com 20 anos de expereincia no mercado de TI, teve na sua carreia passagens pela SGI (Silicon Graphics), Intel e Scansource. Engenheiro eletrico formado pela FEI, com pós-graduação em Marketing pela FAAP e MBA em Gestão Empresarial pela FGV.
Link para o Webinar: https://www.embarcados.com.br/webinars/nvidia-jetson-a-inteligencia-artificial-na-palma-de-sua-mao/
HKG18-301 - Dramatically Accelerate 96Board Software via an FPGA with Integra...Linaro
Session ID: HKG18-301
Session Name: HKG18-301 - Dramatically Accelerate 96Board Software via an FPGA with Integrated Processors
Speaker: Glenn Steiner
Track: LITE
★ Session Summary ★
Key Takeaways:
With the drive to increase integration, reduce system costs, accelerate performance, and enhance reliability, software developers are discovering the processor they would like to target is simply not fast enough. This session will help you the system architect or software developer understand how you can architect and develop software on an FPGA integrated processor, and accelerate software code via FPGA accelerators.
Abstract:
As a software developer, in order to meet system level performance requirements, you may have realized that your next software project will be targeting a processor inside of an FPGA. How will this impact your development process and what benefits might you gain with this tight integration of processor and FPGA? Starting from the basics of what FPGAs are (in terms of software programming), this session will provide a simple to understand primer of what modern FPGAs with embedded processors can do. We will wrap up with examples of how high level synthesis tools can move software to programmable logic hardware enabling dramatic software acceleration.
---------------------------------------------------
★ Resources ★
Event Page: http://connect.linaro.org/resource/hkg18/hkg18-301/
Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-301.pdf
Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-301.mp4
---------------------------------------------------
★ Event Details ★
Linaro Connect Hong Kong 2018 (HKG18)
19-23 March 2018
Regal Airport Hotel Hong Kong
---------------------------------------------------
Keyword: LITE
'http://www.linaro.org'
'http://connect.linaro.org'
---------------------------------------------------
Follow us on Social Media
https://www.facebook.com/LinaroOrg
https://www.youtube.com/user/linaroorg?sub_confirmation=1
https://www.linkedin.com/company/1026961
Summit 16: Deploying Virtualized Mobile Infrastructures on OpenstackOPNFV
Service Provider is evolving and competing with leaner Over the Top Providers (OTP) providers such as Google and Amazon to provide mobile services. Furture SP network has ot be agile, resilient and auto salable. SPs are leaning towards using COTS infra, open networking (OPNFV, ONOS) and VNF to run routers, switches, mobile gateways, firewall, NAT, DPI functions. Session covers design and deployment of virtualizing the mobile infra such as Virtual Evolved Packet Core, GiLAN and VoLTE as well as 5G core. We will also cover performance fine tuning using DPDK, SR-IOV etc. WE will present case study using Cisco (VNF Manager and NFVO), Redhat (NFVI), Openstack and block storage using CEPH technology. Participants will be able to understand complexities of mobile packet core, evolution NFV based solution and architecture framework for 5G mobile packet core.
Reconfigurable ML Accelerators in VEDLIoT. Marco Tassemeier. Workshop on Deep Learning for IoT (DL4IoT), co-located with HiPEAC 2022, Budapest, Hungary, June 2022
Join us for an exciting and informative preview of the broadest range of next-generation systems optimized for tomorrow’s data center workloads, Powered by 4th Gen Intel® Xeon® Scalable Processors (formerly codenamed Sapphire Rapids).
Experts from Supermicro and Intel will discuss how the upcoming Supermicro X13 systems will enable new performance levels utilizing state-of-the-art technology, including DDR5, PCIe 5.0, Compute Express Link™ 1.1, and Intel® Advanced Matrix Extensions (Intel AMX).
Fujitsu World Tour 2017 - Compute Platform For The Digital WorldFujitsu India
Fujitsu has decades of experience designing and manufacturing servers. Their PRIMERGY servers are known for best-in-class quality that ensures continuous operation with almost no unplanned downtimes. This is achieved through rigorous testing and manufacturing processes in their state-of-the-art factories in Germany. Fujitsu's demand-driven manufacturing approach allows them to produce servers flexibly based on current orders, enabling fast response times and fulfilling individual customer requests.
Supermicro’s Universal GPU: Modular, Standards Based and Built for the FutureRebekah Rodriguez
The Universal GPU system architecture combines the latest technologies that support multiple GPU form factors, CPU choices, storage, and networking options.Together, these components are optimized to deliver high performance in a balanced architecture in a highly scalable system. Systems can be optimized for each customer’s specific Artificial Intelligence (AI), Machine Learning (ML), or High Performance Computing (HPC) applications. Organizations worldwide are demanding new options for their future computing environments, which have the thermal headroom for the next generation of CPUs and GPUs.
Join this webinar to learn how to leverage Supermicro's Universal GPU system to simplify customer deployments, deliver ultimate modularity and customization options for AI to Omniverse environments.
The document discusses plans to establish an institutional high performance computing (HPC) facility at North-West University. It outlines the technical goals of building a Beowulf cluster to link existing departmental clusters and integrate with national and international computational grids. It also discusses management principles for the new HPC facility to ensure sustainability, efficiency, reliability, availability and high performance.
The number of internet-connected devices is growing exponentially, enabling an increasing number of edge applications in environments such as smart cities, retail, and industry 4.0. These intelligent solutions often require processing large amounts of data, running models to enable image recognition, predictive analytics, autonomous systems, and more. Increasing system workloads and data processing capacity at the edge is essential to minimize latency, improve responsiveness, and reduce network traffic back to data centers. Purpose-built systems such as Supermicro’s short-depth, multi-node SuperEdge, powered by 3rd Gen Intel® Xeon® Scalable processors, increase compute and I/O density at the edge and enable businesses to further accelerate innovation.
Join this webinar to discover new insights in edge-to-cloud infrastructures and learn how Supermicro SuperEdge multi-node solutions leverage data center scale, performance, and efficiency for 5G, IoT, and Edge applications.
This document discusses opportunities for Arm in data center and edge computing infrastructure. It outlines Arm's growing footprint in servers through partners like AWS, Ampere, Marvell, and provides an overview of the Neoverse roadmap. It also discusses how Arm can address markets like smartNICs and uCPE through integrated solutions with better performance and cost than x86.
Optimized HPC/AI cloud with OpenStack acceleration service and composable har...Shuquan Huang
Today data scientist is turning to cloud for AI and HPC workloads. However, AI/HPC applications require high computational throughput where generic cloud resources would not suffice. There is a strong demand for OpenStack to support hardware accelerated devices in a dynamic model.
In this session, we will introduce OpenStack Acceleration Service – Cyborg, which provides a management framework for accelerator devices (e.g. FPGA, GPU, NVMe SSD). We will also discuss Rack Scale Design (RSD) technology and explain how physical hardware resources can be dynamically aggregated to meet the AI/HPC requirements. The ability to “compose on the fly” with workload-optimized hardware and accelerator devices through an API allow data center managers to manage these resources in an efficient automated manner.
We will also introduce an enhanced telemetry solution with Gnnochi, bandwidth discovery and smart scheduling, by leveraging RSD technology, for efficient workloads management in HPC/AI cloud.
This document discusses performance optimization for data centers on multi-core platforms and provides a case study analysis. It introduces Intel software tuning tools, describes a methodology for data center performance tuning involving system, application, and microarchitecture levels, and analyzes a case study where thread synchronization overhead was identified and reduced through the use of NPTL in Linux, improving CPU utilization and throughput.
22by7 and DellEMC Tech Day July 20 2017 - Power EdgeSashikris
The document discusses Dell EMC's PowerEdge server solutions for modern data centers. It introduces the PowerEdge R940, R740-R740xd, R640, C6420, and M640-FC640 servers and highlights their key features. These include expanded processing, memory, storage and I/O capacity, intelligent automation capabilities, integrated security features, and workload optimization options. The servers are presented as providing adaptable, scalable and protected infrastructure for traditional and emerging workloads in the modern data center.
Google and Intel speak on NFV and SFC service delivery
The slides are as presented at the meet up "Out of Box Network Developers" sponsored by Intel Networking Developer Zone
Here is the Agenda of the slides:
How DPDK, RDT and gRPC fit into SDI/SDN, NFV and OpenStack
Key Platform Requirements for SDI
SDI Platform Ingredients: DPDK, IntelⓇRDT
gRPC Service Framework
IntelⓇ RDT and gRPC service framework
Introduction to Software Defined Visualization (SDVis)Intel® Software
This document provides an overview of Intel's Software Defined Visualization (SDVis) initiative and updates on its current status. SDVis aims to enable scalable, flexible visualization that can run on a variety of systems from laptops to large clusters. It utilizes several open source libraries developed by Intel including Embree for ray tracing, OSPRay as a rendering engine, and OpenSWR for rasterization. The document discusses how SDVis addresses challenges of large-scale, high performance visualization. It provides examples of scientific visualization projects using SDVis and performance comparisons of Embree and OSPRay to GPU-based solutions. In addition, the document outlines several active integrations of SDVis technologies in visualization software including ParaView and
Similar to VEDLIoT at FPL'23_Accelerators for Heterogenous Computing in AIoT (20)
IoT Tech Expo 2023_Micha vor dem Berge presentationVEDLIoT Project
VEDLIoT Next Generation AIoT Applications. Micha vor dem Berge. VEDLIoT Conference Track co-located with IoT Tech Expo, Amsterdam, Netherlands, September 2023
Next generation accelerated AIoT systems and applications. Pedro Trancoso. Special Session on EU Projects, co-located with Computing Frontiers 2023, Bologna, Italy, May 2023
The document outlines an agenda for a presentation on the VEDLIoT project. The agenda includes an introduction to VEDLIoT by Pedro Trancoso, a presentation on VEDLIoT Hardware Platforms by Kevin Mika, and a discussion of Performance Evaluation and Benchmarking in VEDLIoT by Mario Pormann. The VEDLIoT project aims to develop very efficient deep learning techniques for IoT applications through the use of heterogeneous hardware platforms and accelerators.
IoT Week 2022-NGIoT session_Micha vor dem Berge presentationVEDLIoT Project
This document discusses optimizing a smart home system using edge computing and machine learning. It describes using embedded accelerators like the Nvidia Jetson AGX and Xavier to distribute neural networks and machine learning models to devices around the home. These include a smart mirror, kitchen, door, and other devices. The goal is to optimize the models to increase energy efficiency and distribute the workloads across the edge devices. One focus is developing a smart mirror prototype that can recognize faces, objects and gestures using embedded accelerators like the t.RECS and u.RECS boards to analyze camera input and interact with users through voice and a virtual display.
Next Generation IoT Architectures_Hans SalomonssonVEDLIoT Project
VEDLIoT Toolchain for Efficient Deep Learning on heterogeneous hardware, Hans Salomonsson, EU-IoT Training Workshops Series – "Next Generation IoT Architectures”, November 2021
VEDLIOT – Accelerated AIoT. Jens Hagemeyer. 2nd Workshop on Deep Learning for IoT (DL4IoT), co-located with HiPEAC 2023, Toulouse, France, January 2023
VEDLIoT – A heterogeneous hardware platform for next-gen AIoT applications, Jens Hagemeyer, EU-IoT Training Session on “Machine Learning at the Edge and the FarEdge”, IoT Week (online event), August 2021
Security for VEDLIoT Components, from Cloud through Edge to IoT. Marcelo Pasin. Workshop on Deep Learning for IoT (DL4IoT), co-located with HiPEAC 2022, Budapest, Hungary, June 2022
Security and Robustness for VEDLIoT Components, from Cloud through Edge. Marcelo Pasin. VEDLIoT Conference Track co-located with IoT Tech Expo, Amsterdam, Netherlands, September 2023
EU-IoT Training Workshops Series: AIoT and Edge Machine Learning 2021_Jens Ha...VEDLIoT Project
IoT - Accelerated Deep Learning for Cognitive Edge Computing, Jens Hagemeyer, EU-IoT Training Workshops Series – “AIoT and Edge Machine Learning”, May 2021
HiPEAC2022-DL4IoT workshop_ Muhammad Waqar AzharVEDLIoT Project
Co-design of DL Accelerators in VEDLIoT. Muhammad Waqar Azhar. Workshop on Deep Learning for IoT (DL4IoT), co-located with HiPEAC 2022, Budapest, Hungary, June 2022.
The document discusses VEDLIoT, a project that aims to develop very efficient deep learning for IoT applications. It focuses on developing a scalable and heterogeneous hardware platform using accelerators like FPGAs and ASICs. The project also aims to optimize deep learning toolchains for IoT use cases in industries like industrial IoT, automotive, and smart homes. An open call was announced to allow early use and evaluation of the VEDLIoT technology.
AccML, co-located with HiPEAC 2021_Pedro Trancoso presentationVEDLIoT Project
VEDLIoT is a project that aims to develop a framework for the next generation internet of things (IoT) based on IoT devices that collaboratively solve complex deep learning applications across distributed systems. The project will improve the performance and cost ratio of AI processing by distributing hardware across the entire chain from embedded devices to the cloud. It will also increase the safety, health and well-being of users through accelerating AI methods for user-home interaction. The project will develop a cognitive IoT platform, deep learning toolchain, and DL accelerators to enable this vision over its three year timeline starting in November 2020.
How to Store Data on the Odoo 17 WebsiteCeline George
Here we are going to discuss how to store data in Odoo 17 Website.
It includes defining a model with few fields in it. Add demo data into the model using data directory. Also using a controller, pass the values into the template while rendering it and display the values in the website.
The membership Module in the Odoo 17 ERPCeline George
Some business organizations give membership to their customers to ensure the long term relationship with those customers. If the customer is a member of the business then they get special offers and other benefits. The membership module in odoo 17 is helpful to manage everything related to the membership of multiple customers.
Understanding and Interpreting Teachers’ TPACK for Teaching Multimodalities i...Neny Isharyanti
Presented as a plenary session in iTELL 2024 in Salatiga on 4 July 2024.
The plenary focuses on understanding and intepreting relevant TPACK competence for teachers to be adept in teaching multimodality in the digital age. It juxtaposes the results of research on multimodality with its contextual implementation in the teaching of English subject in the Indonesian Emancipated Curriculum.
No, it's not a robot: prompt writing for investigative journalismPaul Bradshaw
How to use generative AI tools like ChatGPT and Gemini to generate story ideas for investigations, identify potential sources, and help with coding and writing.
A talk from the Centre for Investigative Journalism Summer School, July 2024
Split Shifts From Gantt View in the Odoo 17Celine George
Odoo allows users to split long shifts into multiple segments directly from the Gantt view.Each segment retains details of the original shift, such as employee assignment, start time, end time, and specific tasks or descriptions.
Credit limit improvement system in odoo 17Celine George
In Odoo 17, confirmed and uninvoiced sales orders are now factored into a partner's total receivables. As a result, the credit limit warning system now considers this updated calculation, leading to more accurate and effective credit management.
3. 3
VEDLIoT Hardware Platform
Heterogeneous, modular, scalable microserver system
Supporting the full spectrum of IoT from embedded over the edge towards the cloud
Different technology concepts for improving
x86
GPU
ML-ASIC
ARM v8
GPU
SoC
FPGA
SoC
RISC-V
FPGA
VEDLIOT Cognitive
IoT Platform
Performance
Cost-effectiveness
Maintainability
Reliability
Energy-Efficiency
Safety
4. 4
RECS Architecture – RECS|BOX
RECS Server Backplane (up to 15 Carriers)
Carrier (PCIe Expansion)
Carrier (High Performance)
e.g. GPU-Accelerator
Carrier (Low Power)
#3
#2
Microserver
(High Performance)
#1
Microserver
(Low Power)
#16
#3
#2
Microserver
(Low Power)
#1
High-Speed Low-Latency Network (PCIe, High-Speed Serial)
Compute Network (up to 40 GbE)
Management Network (KVM, Monitoring, …)
HDMI/USB
iPass+ HD
QSFP+
RJ45
Ext. Connectors
GPU
SoC
FPGA
SoC
ARM
Soc
Low-Power Microserver
(Apalis/Jetson)
x86 ARM v8
High-Performance Microserver (COM
Express)
FPGA SoC
High-Performance
Carrier
(up to 3 microservers)
Low-Power Carrier
(up to 16 microservers)
5. 5
t.RECS
t.RECS Edge Server
Optimized platform for
local / edge applications
Provide interfaces for
Video
Camera
Peripheral input (USB)
Combine FPGA and
GPU acceleration
Compact dimensions
1 RU, E-ATX form factor
(2 RU/ 3 RU for special cases)
RECS Architecture – t.RECS
Microserver #3
(COM-HPC Client)
Microserver #1
(COM-HPC Client)
Microserver #2
(COM-HPC Server)
Switched PCIe (Host to Host)
External
interfaces
PCIe
expansion
Ethernet (up to 10 GbE)
Management Network (KVM, Monitoring, …)
I/O (Camera, Display, Radar/Lidar, Audio)
7. 7
Microserver Overview
u.RECS
t.RECS
RECS|Box
Xilinx Kria
K26
NVIDIA Jetson
Orin NX
Hailo-8
SMARC 2.1
x86/ARM
CPUs, FPGAs
Raspberry Pi
Compute
Module 4
COM-HPC
Client
X86
COM-HPC
NVIDIA
AGX Adapter
COM-HPC
Server
FPGA
COM Express
ARM v8 Server
SoC Hi1616
COM Express
Xilinx Zynq 7045
COM Express
AMD Ryzen
V1807B
Jetson TX2
NVIDIA
Tegra X2
COM Express
Intel Stratix 10
COM Express
Intel Core i7
8th Gen
NVIDIA Jetson
Orin NX
COM Express
AMD EPYC
3451
8. 8
▪ VEDLIoT accelerators support a large variety
of reconfigurable architectures
▪ From small embedded FPGAs to large ACAPs
▪ Large design space for FPGA-based accelerators
▪ Dynamic hardware reconfiguration
▪ Adapt to changing requirements at run-time
▪ Change characteristics of DL-accelerator
▪ Trade-off between
power and performance, power and accuracy, etc.
▪ Inference and training on FPGA
▪ Supports quantization from int8 to float32
▪ DL and Deep Reinforcement Learning
Reconfigurable DL accelerators
9. 9
Peak performance values of specialized accelerators, provided by the vendors
(precisions varying from INT8 to FP32)
Peak Performance of DL Accelerators
Average efficiency at 1000 GOPS /W
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
[CELLRANGE]
1
10
100
1,000
10,000
100,000
1,000,000
10,000,000
0.01 0.1 1 10 100 1000
Performance
[GOPS]
Power [Watt]
ASIC
GPU
FPGA
Ultra Low Power
High Performance
Low Power
11. 11
Yolo v4 accelerator performance (2)
Performance of Yolo v4 for different hardware platform has been evaluated
Performance measurement for other networks (Resnet, EfficientNet) available as well
• ASICs (Hailo-8, Versal AI cores) achieve highest energy efficiency (only INT8)
• Embedded GPUs (Orin, Xavier) show good efficiency in all precisions
• GPGPU (GTX1660, V100, A100) are optimized for performance
12. 12
Summary
Efficient Heterogeneous Computing: The VEDLIoT hardware platform
RECS combines diverse compute architectures, boosting communication
and energy efficiency.
Accelerator Integration: The VEDLIoT project harnesses RECS for
accelerator benchmarking and hardware/software integration.
Seamless Edge to Cloud Integration: RECS offers a unified approach
across the computing spectrum, enhancing interoperability.
15. 15
DL accelerator co-design
"FiBHA: Fixed Budget Hybrid CNN Accelerator", Fareed Qararyah, Muhammad Waqar Azhar, Pedro Trancoso, IEEE 34th International Symposium on Computer Architecture and High-
Performance Computing (SBAC-PAD 2022), Bordeaux, France, November 2–5 2022
Monolithic design
● One engine computes
all the core layers
● E.g. TPU
SEML
● One engine computes all
layers of the same type
● PW engine, DW engine
SESL
● One engine per layer
● E.g. FINN
FiBHA
● SESL + SEML
16. 16
VEDLIoT‘s Deep Learning Toolchain
Enabling the rapid convergence of the fast pace
innovation on the hardware and software
Frameworks &
Exchange Formats
Optimization
Engine
Compilers &
Runtime APIs
Heterogeneous
Hardware
Platforms
17. 17
Simulation platform for ML
accelerators
▪ RISC-V SoCs and Custom
Function Units
▪ Improve test and
verification
▪ Co-simulate Verilog blocks
▪ Used in Google’s CFU
Playground
▪ Continuous integration
based in Gitlab and Google
Cloud Platform
Safety and Robustness
Robustness verification on DL models
▪ Tuning hyperparameters
More in the
hands on
session
18. 18
▪ Common environment for running distributed applications
▪ WebAssembly runtime + Trusted Execution Environment
▪ Security for edge (and cloud) devices
▪ Advances on attestation
▪ Better support for edge devices
▪ Distributed (Byzantine fault-tolerant) attestation and configuration service
▪ Secure IoT Gateway
Security
19. 19
A compositional architecture framework for AIoT
Knowledge creation (e.g.
definition of safety goals).
Concept design (e.g.
introduction of redundancy
to fulfil safety goals).
Final design (e.g. assigning
functions to independent
processors to guarantee
redundancy).
Monitoring concept definition
(e.g. monitoring fulfilment of
safety goals at run-time).
Solution
Space
Problem
Space
Editor's Notes
Focus on Xilinx DPU and then Different DPU (Deeplearning processing Unit) Configurations
Different DPU Configurations
DPU for UltraScale (Zynq Virtex Kintex) in Fabric
DPU for HBM Alveo Cards
DPU in Hardware for Versal
Different clusters are forming
Extensive Benchmarks on 15 devices generating 59 measurements
Self measured effiency data using the RECS system
Values lower due tue real world performance, not peak performance
SEML: Seingle Engine Multi Layer
SESL: Single Engine Single Layer
Matching the hardware to the acceleratorNet distributes compute single layer in single engine
Consider memory, what does it need to access, does it need cache?
Model Optimazation due tue pruning or precision changes to tailor it to the used accelerator and reduce content switching for example
Emulation of the Rebustness models in Renode
Using the WebAssembly runtime to have a capsuled deployment on different system
Integration of remote attastion in WebAssembly
Available on ARM, Jetson, everything that supports OpTee
Requirements engineering Frameworf (RAF) for ML/AI systems and solutions giving guidance how to design a system to make it secure efficient and working goodChallenging as ML cannot be proven formally
Important to make sure ML/AI solutions are save to use in for example autonomous drivingAIoT Artificial intelligence of things