(Go: >> BACK << -|- >> HOME <<)

SlideShare a Scribd company logo
DATA CONVERSION
REGISTERS, ADDRESSES AND BUSES
Monday, November
21, 2016
LEARNING OUTCOMES
At the end of the lesson, I should be able to:
a) -Definition of terms: Register, Address & Bus
b) -Types of registers
c) -Function of each register and main memory
d) -Differences between register and main
memory
e) -Outline operating procedure for data
processing
f) -Factors affecting speed data transfer
REGISTERS
Registers are temporary storage area for instructions
or data. They are not a part of memory; rather they are
special additional storage locations that offer the
advantage of speed. It works under the direction of the
control unit to accept, hold, and transfer instructions
or data and perform arithmetic or logical comparisons
at high speed. Most operations are done on the
register; the processor can’t directly perform
arithmetic in memory. For example, if you want to add
1 to a memory address, the processor will normally do
this by loading the initial value from memory into a
register, adding 1 to the register, and then saving the
value back to memory.
The width (in bits) of the processor’s register
ADDRESS
A memory address is an identifier for a memory
location, at which a computer program or a
hardware device can store data and later retrieve
it. In modern byte – addressable computers,
each address identifies a single byte of storage;
data too large to be stored in a single byte may
reside in multiple bytes occupying a sequence of
consecutive addresses. Some microprocessors
were designed to be word – addressable, so that
the addressable storage unit was larger than a
byte. The efficiency of addressing of memory
depends on the size of the address bus.
In a computer program, an absolute address,
(sometimes called an explicit address or specific
address), is a memory address that uniquely
identifies a location in memory. This is different
from a relative address, which is not unique and
specifies a location only in relation to
somewhere else (the base address). Virtual
memory also adds a level of indirection. Very
often, when referring to the word size of a
modern computer, one is also describing the
size of virtual memory addresses of that
computer. For example, a computer said to be
“32 bits” usually treats memory addresses as 32
– bit integers; a byte addressable 32 – bit
computer can address 232 = 4,294,967,296
BUS
A bus, in computing is a set of physical
connections (cables, printed circuits etc.) which
can be shared by multiple hardware components
in order to communicate with one another. The
purpose of bus is to reduce the number of
pathways needed for communication between
the components, by carrying out all
communications over a single data channel.
CHARACTERISTICS OF BUS
A bus is characterized by the amount of
information that can be transmitted at once.
Width is used to refer to the number of bits that
a bus can transmit at once.
Frequency is the speed of the bus, which is the
number of data packets sent or received per
second. It is expressed in Hertz (Hz).
Cycle is the each time that data is sent or
received.
Transfer speed is the amount of data which it
can transport per unit of time. It is the product
BUS SUBASSEMBLY
Each bus is generally constituted of 50 to 100
physical lines, divided into three subassemblies
which are:
(i) Address bus (sometimes called memory bus)
transports memory addresses which the
processor wants to access in order to read or
write data. It is unidirectional bus.
(ii) Data bus transfers instructions coming from
or going to the processor. It is bidirectional bus.
(iii) Control bus (or command bus) transports
orders and synchronization signals coming from
the control unit and travelling to all other
hardware components. It is bidirectional bus, as
PRIMARY BUS
There are two buses within a computer;
Internal bus (also known as front – side bus
(FSB)) allows the processor to communicate with
the system’s central memory (RAM).
Expansion bus (also known as input/output bus)
allows various motherboard components to
communicate with one another. However, it is
mainly used to add new devices using what are
called expansion slots connected to the
input/output.
TYPES OF REGISTER
(A) MDR (MEMORY DATA REGISTER)
This is the register of a computer’s control unit
that contains the data to be stored in the
computer storage (e.g RAM), or the data after a
fetch from the computer storage. It acts like a
buffer and holds anything that is copied from
the memory ready for the processor to use it.
The MDR is a two – way register because when
data is fetched from memory and placed into
the MDR, it is written to in one direction. When
there is a write instruction, the data to be
written is placed into the MDR from another CPU
register, which then puts the data into memory.
(B) CIR (CURRENT INTERRUPT
REGISTER)
It captures the value that is winning the
interrupt arbitration. The CIR is updated at the
beginning of an interrupt acknowledge bus cycle
or in response to an update CIR command. The
contents remain in the CIR until another
interrupt acknowledge cycle or update CIR
Command occurs.
(c) User – Accessible Register: The most
common division of user – accessible registers is
into data registers and address registers.
(d) Data Registers: They are used to hold
numeric values such as integer and floating–
point values.
(e) GPRs (General Purpose Registers): They
can store both data and addresses.
(f) FPRs (Floating Point Registers): They
store floating point numbers in many
architectures.
(g) Constant Registers holds read – only values
such as one, or pi.
(h) Special Purpose Registers: They hold
program state
(i) Instruction Registers store the instruction
currently being executed.
(j) Model – Specific Register (also known as
machine – specific register) store data and
settings related to the processor itself.
(k) Control and status register: It has three
types which are program counter, instruction
register and status word (PSW).
DIFFERENCES BETWEEN REGISTERS AND MAIN
MEMORY
REGISTER MAIN MEMORY
1 Registers are very
small but are extremely
fast.
RAM is much larger
and smaller memory
that applications use
as a scratch space.
2 It holds data temporary It holds
information/data
permanently
3 It serves as an
assistance to the main
memory
It does not assist
4 It is an extremely fast
and expensive form of
computer memory.
It is much cheaper.
DATA – FETCH – EXECUTE CYCLE
John Von Neumann introduced the idea of the
stored program. Previously data and programs
were stored in separate memories. Von
Neumann realized that data and programs are
indistinguishable and can therefore use the
same memory. This led to the introduction of
compliers which accepted text as input and
produced binary code as output.
The Von Neumann architecture uses a single
processor which follows a linear sequence of
fetch – decode – execute. In order to do this, the
processor has to use some special registers.
DATA TRANSFER SPEED
Computer data bus width indicates how much
data the chip can move through at once and the
sizes of address bus indicates how much the
memory chip can handle.
Increasing the data bus will increase the
quantity of data that the bus carry at one time
and so speed up the performance/processing of
the computer. A computer with a data bus of 32
lines is called 32 bits computer and the word
length is 32 bits.
Word length is the number of bits the CPU can
process in a single operation.
ASSIGNMENT
Briefly outline the factors that affect data speed.
TERMINOLOGY
• Registers
• Bus
• Fetch
• Execute
• Interrupt

More Related Content

What's hot

Hostpital management system(srs)
Hostpital management system(srs)Hostpital management system(srs)
Hostpital management system(srs)
maamir farooq
 
Storage devices
Storage devicesStorage devices
Storage devices
shidabahri810
 
Levels of Virtualization.docx
Levels of Virtualization.docxLevels of Virtualization.docx
Levels of Virtualization.docx
kumari36
 
Hospital mangement system report file
Hospital mangement system report fileHospital mangement system report file
Hospital mangement system report file
Nausheen Hasan
 
System software - macro expansion,nested macro calls
System software - macro expansion,nested macro callsSystem software - macro expansion,nested macro calls
System software - macro expansion,nested macro calls
SARASWATHI S
 
Distributed operating system(os)
Distributed operating system(os)Distributed operating system(os)
Distributed operating system(os)
Dinesh Modak
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
Vinit Raut
 
Computer architecture register transfer languages rtl
Computer architecture register transfer languages rtlComputer architecture register transfer languages rtl
Computer architecture register transfer languages rtl
Mazin Alwaaly
 
Memory organization
Memory organizationMemory organization
Memory organization
ishapadhy
 
Operating System Operations ppt.pptx
Operating System Operations ppt.pptxOperating System Operations ppt.pptx
Operating System Operations ppt.pptx
MSivani
 
Parallel computing
Parallel computingParallel computing
Parallel computing
Vinay Gupta
 
Fundamentals of Language Processing
Fundamentals of Language ProcessingFundamentals of Language Processing
Fundamentals of Language Processing
Hemant Sharma
 
System programs in o.s. for bca and bscit students by hardik nathani
System programs in o.s. for bca and bscit students by hardik nathaniSystem programs in o.s. for bca and bscit students by hardik nathani
System programs in o.s. for bca and bscit students by hardik nathani
Hardik Nathani
 
Introduction to Parallel Computing
Introduction to Parallel ComputingIntroduction to Parallel Computing
Introduction to Parallel Computing
Akhila Prabhakaran
 
Introduction to Operating Systems
Introduction to Operating SystemsIntroduction to Operating Systems
Introduction to Operating Systems
Mukesh Chinta
 
Virtual Mapping in Virtual Memory
Virtual Mapping in Virtual MemoryVirtual Mapping in Virtual Memory
Virtual Mapping in Virtual Memory
Meghaj Mallick
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
sreelakshmikv
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
Anurag Verma
 
Secure Hash Algorithm (SHA-512)
Secure Hash Algorithm (SHA-512)Secure Hash Algorithm (SHA-512)
Secure Hash Algorithm (SHA-512)
DUET
 
Multiprocessor architecture
Multiprocessor architectureMultiprocessor architecture
Multiprocessor architecture
Arpan Baishya
 

What's hot (20)

Hostpital management system(srs)
Hostpital management system(srs)Hostpital management system(srs)
Hostpital management system(srs)
 
Storage devices
Storage devicesStorage devices
Storage devices
 
Levels of Virtualization.docx
Levels of Virtualization.docxLevels of Virtualization.docx
Levels of Virtualization.docx
 
Hospital mangement system report file
Hospital mangement system report fileHospital mangement system report file
Hospital mangement system report file
 
System software - macro expansion,nested macro calls
System software - macro expansion,nested macro callsSystem software - macro expansion,nested macro calls
System software - macro expansion,nested macro calls
 
Distributed operating system(os)
Distributed operating system(os)Distributed operating system(os)
Distributed operating system(os)
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
 
Computer architecture register transfer languages rtl
Computer architecture register transfer languages rtlComputer architecture register transfer languages rtl
Computer architecture register transfer languages rtl
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Operating System Operations ppt.pptx
Operating System Operations ppt.pptxOperating System Operations ppt.pptx
Operating System Operations ppt.pptx
 
Parallel computing
Parallel computingParallel computing
Parallel computing
 
Fundamentals of Language Processing
Fundamentals of Language ProcessingFundamentals of Language Processing
Fundamentals of Language Processing
 
System programs in o.s. for bca and bscit students by hardik nathani
System programs in o.s. for bca and bscit students by hardik nathaniSystem programs in o.s. for bca and bscit students by hardik nathani
System programs in o.s. for bca and bscit students by hardik nathani
 
Introduction to Parallel Computing
Introduction to Parallel ComputingIntroduction to Parallel Computing
Introduction to Parallel Computing
 
Introduction to Operating Systems
Introduction to Operating SystemsIntroduction to Operating Systems
Introduction to Operating Systems
 
Virtual Mapping in Virtual Memory
Virtual Mapping in Virtual MemoryVirtual Mapping in Virtual Memory
Virtual Mapping in Virtual Memory
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 
Secure Hash Algorithm (SHA-512)
Secure Hash Algorithm (SHA-512)Secure Hash Algorithm (SHA-512)
Secure Hash Algorithm (SHA-512)
 
Multiprocessor architecture
Multiprocessor architectureMultiprocessor architecture
Multiprocessor architecture
 

Viewers also liked

Steps involved in Data Conversion Services - PPT
Steps involved in Data Conversion Services - PPTSteps involved in Data Conversion Services - PPT
Steps involved in Data Conversion Services - PPT
Eminenture
 
5.3 Data conversion
5.3 Data conversion5.3 Data conversion
5.3 Data conversion
lpapadop
 
001a - Data Conversion Introduction
001a - Data Conversion Introduction001a - Data Conversion Introduction
001a - Data Conversion Introduction
Warren Payne PMP, M.S. IT Project Management
 
Data Conversions - Convert with Confidence
Data Conversions - Convert with ConfidenceData Conversions - Convert with Confidence
Data Conversions - Convert with Confidence
Ben Quirk
 
Data acquisition system
Data acquisition systemData acquisition system
Data acquisition system
Amol Dudhate
 
Data Acquisition System
Data Acquisition SystemData Acquisition System
Data Acquisition System
rajparkash
 
Data Acquisition System
Data Acquisition SystemData Acquisition System
Data Acquisition System
Priyanka Goswami
 
Data Acquisition System & Data Logger
Data Acquisition System & Data LoggerData Acquisition System & Data Logger
Data Acquisition System & Data Logger
Trivedi Jay
 
Data Acquisition System and Data loggers
Data Acquisition System and Data loggersData Acquisition System and Data loggers
Data Acquisition System and Data loggers
Swara Dave
 
Data acquisition system (DAS)
Data acquisition system (DAS)Data acquisition system (DAS)
Data acquisition system (DAS)
Sumeet Patel
 

Viewers also liked (10)

Steps involved in Data Conversion Services - PPT
Steps involved in Data Conversion Services - PPTSteps involved in Data Conversion Services - PPT
Steps involved in Data Conversion Services - PPT
 
5.3 Data conversion
5.3 Data conversion5.3 Data conversion
5.3 Data conversion
 
001a - Data Conversion Introduction
001a - Data Conversion Introduction001a - Data Conversion Introduction
001a - Data Conversion Introduction
 
Data Conversions - Convert with Confidence
Data Conversions - Convert with ConfidenceData Conversions - Convert with Confidence
Data Conversions - Convert with Confidence
 
Data acquisition system
Data acquisition systemData acquisition system
Data acquisition system
 
Data Acquisition System
Data Acquisition SystemData Acquisition System
Data Acquisition System
 
Data Acquisition System
Data Acquisition SystemData Acquisition System
Data Acquisition System
 
Data Acquisition System & Data Logger
Data Acquisition System & Data LoggerData Acquisition System & Data Logger
Data Acquisition System & Data Logger
 
Data Acquisition System and Data loggers
Data Acquisition System and Data loggersData Acquisition System and Data loggers
Data Acquisition System and Data loggers
 
Data acquisition system (DAS)
Data acquisition system (DAS)Data acquisition system (DAS)
Data acquisition system (DAS)
 

Similar to Data conversion

Joemary.doc
Joemary.docJoemary.doc
Joemary.doc
cas123
 
yow! assignment kow! yow!
yow! assignment kow! yow!yow! assignment kow! yow!
yow! assignment kow! yow!
cas123
 
raymart aborque
raymart aborqueraymart aborque
raymart aborque
cas123
 
Computer Architecture Chapter 2 BUS
Computer Architecture Chapter 2 BUSComputer Architecture Chapter 2 BUS
Computer Architecture Chapter 2 BUS
AlyssaAina1
 
The primary purpose of memory interfacing is to facilitate the transfer of da...
The primary purpose of memory interfacing is to facilitate the transfer of da...The primary purpose of memory interfacing is to facilitate the transfer of da...
The primary purpose of memory interfacing is to facilitate the transfer of da...
Sindhu Mani
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science education
Innocent Tauzeni
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2
Kyle
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2
ekul
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2
Naruin
 
Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)
charize
 
Topic 1 Data Representation
Topic 1 Data RepresentationTopic 1 Data Representation
Topic 1 Data Representation
Naruin
 
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
SOLOMONCHINAEMEUCHEA
 
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
SOLOMONCHINAEMEUCHEA
 
Module-3 The embedded computing platfrom and program design.pdf
Module-3 The embedded computing platfrom and program design.pdfModule-3 The embedded computing platfrom and program design.pdf
Module-3 The embedded computing platfrom and program design.pdf
Sitamarhi Institute of Technology
 
Computer Arithmetic and Processor Basics
Computer Arithmetic and Processor BasicsComputer Arithmetic and Processor Basics
Computer Arithmetic and Processor Basics
ShinuMMAEI
 
Chap2 comp architecture
Chap2 comp architectureChap2 comp architecture
Chap2 comp architecture
raksharao
 
Computer System Architecture
Computer System ArchitectureComputer System Architecture
Computer System Architecture
Brenda Debra
 
IS 139 Lecture 5
IS 139 Lecture 5IS 139 Lecture 5
IS 139 Lecture 5
wajanga
 
Microprocessor
MicroprocessorMicroprocessor
dem.pptx
dem.pptxdem.pptx
dem.pptx
yogeshkute7
 

Similar to Data conversion (20)

Joemary.doc
Joemary.docJoemary.doc
Joemary.doc
 
yow! assignment kow! yow!
yow! assignment kow! yow!yow! assignment kow! yow!
yow! assignment kow! yow!
 
raymart aborque
raymart aborqueraymart aborque
raymart aborque
 
Computer Architecture Chapter 2 BUS
Computer Architecture Chapter 2 BUSComputer Architecture Chapter 2 BUS
Computer Architecture Chapter 2 BUS
 
The primary purpose of memory interfacing is to facilitate the transfer of da...
The primary purpose of memory interfacing is to facilitate the transfer of da...The primary purpose of memory interfacing is to facilitate the transfer of da...
The primary purpose of memory interfacing is to facilitate the transfer of da...
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science education
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2
 
Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)
 
Topic 1 Data Representation
Topic 1 Data RepresentationTopic 1 Data Representation
Topic 1 Data Representation
 
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
 
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
 
Module-3 The embedded computing platfrom and program design.pdf
Module-3 The embedded computing platfrom and program design.pdfModule-3 The embedded computing platfrom and program design.pdf
Module-3 The embedded computing platfrom and program design.pdf
 
Computer Arithmetic and Processor Basics
Computer Arithmetic and Processor BasicsComputer Arithmetic and Processor Basics
Computer Arithmetic and Processor Basics
 
Chap2 comp architecture
Chap2 comp architectureChap2 comp architecture
Chap2 comp architecture
 
Computer System Architecture
Computer System ArchitectureComputer System Architecture
Computer System Architecture
 
IS 139 Lecture 5
IS 139 Lecture 5IS 139 Lecture 5
IS 139 Lecture 5
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
dem.pptx
dem.pptxdem.pptx
dem.pptx
 

More from Samuel Igbanogu

Systems development cycle
Systems development cycleSystems development cycle
Systems development cycle
Samuel Igbanogu
 
Algorithms and flowcharts
Algorithms and flowchartsAlgorithms and flowcharts
Algorithms and flowcharts
Samuel Igbanogu
 
Classification of computers with respect to size
Classification of computers with respect to sizeClassification of computers with respect to size
Classification of computers with respect to size
Samuel Igbanogu
 
Classification of computers by type
Classification of computers by typeClassification of computers by type
Classification of computers by type
Samuel Igbanogu
 
Classification of computers by generation
Classification of computers by generationClassification of computers by generation
Classification of computers by generation
Samuel Igbanogu
 
File organisation
File organisationFile organisation
File organisation
Samuel Igbanogu
 
Computer system soft ware
Computer system soft wareComputer system soft ware
Computer system soft ware
Samuel Igbanogu
 
Relational models
Relational modelsRelational models
Relational models
Samuel Igbanogu
 
Handling computer files
Handling computer filesHandling computer files
Handling computer files
Samuel Igbanogu
 
Entity relationship model
Entity relationship modelEntity relationship model
Entity relationship model
Samuel Igbanogu
 
Output devices
Output devicesOutput devices
Output devices
Samuel Igbanogu
 
Concept of computer files
Concept of computer filesConcept of computer files
Concept of computer files
Samuel Igbanogu
 
Computing devices i
Computing devices iComputing devices i
Computing devices i
Samuel Igbanogu
 
Logic gates i & ii
Logic gates i & iiLogic gates i & ii
Logic gates i & ii
Samuel Igbanogu
 
Input devices
Input devicesInput devices
Input devices
Samuel Igbanogu
 
Data models
Data modelsData models
Data models
Samuel Igbanogu
 
Normal forms
Normal formsNormal forms
Normal forms
Samuel Igbanogu
 

More from Samuel Igbanogu (17)

Systems development cycle
Systems development cycleSystems development cycle
Systems development cycle
 
Algorithms and flowcharts
Algorithms and flowchartsAlgorithms and flowcharts
Algorithms and flowcharts
 
Classification of computers with respect to size
Classification of computers with respect to sizeClassification of computers with respect to size
Classification of computers with respect to size
 
Classification of computers by type
Classification of computers by typeClassification of computers by type
Classification of computers by type
 
Classification of computers by generation
Classification of computers by generationClassification of computers by generation
Classification of computers by generation
 
File organisation
File organisationFile organisation
File organisation
 
Computer system soft ware
Computer system soft wareComputer system soft ware
Computer system soft ware
 
Relational models
Relational modelsRelational models
Relational models
 
Handling computer files
Handling computer filesHandling computer files
Handling computer files
 
Entity relationship model
Entity relationship modelEntity relationship model
Entity relationship model
 
Output devices
Output devicesOutput devices
Output devices
 
Concept of computer files
Concept of computer filesConcept of computer files
Concept of computer files
 
Computing devices i
Computing devices iComputing devices i
Computing devices i
 
Logic gates i & ii
Logic gates i & iiLogic gates i & ii
Logic gates i & ii
 
Input devices
Input devicesInput devices
Input devices
 
Data models
Data modelsData models
Data models
 
Normal forms
Normal formsNormal forms
Normal forms
 

Recently uploaded

2024 Winter SWAYAM NPTEL & A Student.pptx
2024 Winter SWAYAM NPTEL & A Student.pptx2024 Winter SWAYAM NPTEL & A Student.pptx
2024 Winter SWAYAM NPTEL & A Student.pptx
Utsav Yagnik
 
Dot NET Interview Questions PDF By ScholarHat
Dot NET Interview Questions PDF By ScholarHatDot NET Interview Questions PDF By ScholarHat
Dot NET Interview Questions PDF By ScholarHat
Scholarhat
 
Dr. Nasir Mustafa CERTIFICATE OF APPRECIATION "NEUROANATOMY"
Dr. Nasir Mustafa CERTIFICATE OF APPRECIATION "NEUROANATOMY"Dr. Nasir Mustafa CERTIFICATE OF APPRECIATION "NEUROANATOMY"
Dr. Nasir Mustafa CERTIFICATE OF APPRECIATION "NEUROANATOMY"
Dr. Nasir Mustafa
 
slidesgo-mastering-the-art-of-listening-insights-from-robin-sharma-2024070718...
slidesgo-mastering-the-art-of-listening-insights-from-robin-sharma-2024070718...slidesgo-mastering-the-art-of-listening-insights-from-robin-sharma-2024070718...
slidesgo-mastering-the-art-of-listening-insights-from-robin-sharma-2024070718...
MANIVALANSR
 
C Interview Questions PDF By Scholarhat.pdf
C Interview Questions PDF By Scholarhat.pdfC Interview Questions PDF By Scholarhat.pdf
C Interview Questions PDF By Scholarhat.pdf
Scholarhat
 
Open and Critical Perspectives on AI in Education
Open and Critical Perspectives on AI in EducationOpen and Critical Perspectives on AI in Education
Open and Critical Perspectives on AI in Education
Robert Farrow
 
3. Maturity_indices_of_fruits_and_vegetable.pptx
3. Maturity_indices_of_fruits_and_vegetable.pptx3. Maturity_indices_of_fruits_and_vegetable.pptx
3. Maturity_indices_of_fruits_and_vegetable.pptx
UmeshTimilsina1
 
2 Post harvest Physiology of Horticulture produce.pptx
2 Post harvest Physiology of Horticulture  produce.pptx2 Post harvest Physiology of Horticulture  produce.pptx
2 Post harvest Physiology of Horticulture produce.pptx
UmeshTimilsina1
 
C# Interview Questions PDF By ScholarHat.pdf
C# Interview Questions PDF By ScholarHat.pdfC# Interview Questions PDF By ScholarHat.pdf
C# Interview Questions PDF By ScholarHat.pdf
Scholarhat
 
Introduction to Banking System in India.ppt
Introduction to Banking System in India.pptIntroduction to Banking System in India.ppt
Introduction to Banking System in India.ppt
Dr. S. Bulomine Regi
 
QCE – Unpacking the syllabus Implications for Senior School practices and ass...
QCE – Unpacking the syllabus Implications for Senior School practices and ass...QCE – Unpacking the syllabus Implications for Senior School practices and ass...
QCE – Unpacking the syllabus Implications for Senior School practices and ass...
mansk2
 
View Inheritance in Odoo 17 - Odoo 17 Slides
View Inheritance in Odoo 17 - Odoo 17  SlidesView Inheritance in Odoo 17 - Odoo 17  Slides
View Inheritance in Odoo 17 - Odoo 17 Slides
Celine George
 
Open Source and AI - ByWater Closing Keynote Presentation.pdf
Open Source and AI - ByWater Closing Keynote Presentation.pdfOpen Source and AI - ByWater Closing Keynote Presentation.pdf
Open Source and AI - ByWater Closing Keynote Presentation.pdf
Jessica Zairo
 
11. Post harvest quality, Quality criteria and Judgement.pptx
11. Post harvest quality, Quality criteria and Judgement.pptx11. Post harvest quality, Quality criteria and Judgement.pptx
11. Post harvest quality, Quality criteria and Judgement.pptx
UmeshTimilsina1
 
JavaScript Interview Questions PDF By ScholarHat
JavaScript Interview  Questions PDF By ScholarHatJavaScript Interview  Questions PDF By ScholarHat
JavaScript Interview Questions PDF By ScholarHat
Scholarhat
 
FINAL MATATAG Science CG 2023 Grades 3-10.pdf
FINAL MATATAG Science CG 2023 Grades 3-10.pdfFINAL MATATAG Science CG 2023 Grades 3-10.pdf
FINAL MATATAG Science CG 2023 Grades 3-10.pdf
maritescanete2
 
INSIDE OUT - PowerPoint Presentation.pptx
INSIDE OUT - PowerPoint Presentation.pptxINSIDE OUT - PowerPoint Presentation.pptx
INSIDE OUT - PowerPoint Presentation.pptx
RODELAZARES3
 
SD_Integrating 21st Century Skills in Classroom-based Assessment.pptx
SD_Integrating 21st Century Skills in Classroom-based Assessment.pptxSD_Integrating 21st Century Skills in Classroom-based Assessment.pptx
SD_Integrating 21st Century Skills in Classroom-based Assessment.pptx
elwoodprias1
 
7. Post Harvest Entomology and their control.pptx
7. Post Harvest Entomology and their control.pptx7. Post Harvest Entomology and their control.pptx
7. Post Harvest Entomology and their control.pptx
UmeshTimilsina1
 
MathematicsGrade7-Presentation-July-12024.pptx
MathematicsGrade7-Presentation-July-12024.pptxMathematicsGrade7-Presentation-July-12024.pptx
MathematicsGrade7-Presentation-July-12024.pptx
nolicaliso1
 

Recently uploaded (20)

2024 Winter SWAYAM NPTEL & A Student.pptx
2024 Winter SWAYAM NPTEL & A Student.pptx2024 Winter SWAYAM NPTEL & A Student.pptx
2024 Winter SWAYAM NPTEL & A Student.pptx
 
Dot NET Interview Questions PDF By ScholarHat
Dot NET Interview Questions PDF By ScholarHatDot NET Interview Questions PDF By ScholarHat
Dot NET Interview Questions PDF By ScholarHat
 
Dr. Nasir Mustafa CERTIFICATE OF APPRECIATION "NEUROANATOMY"
Dr. Nasir Mustafa CERTIFICATE OF APPRECIATION "NEUROANATOMY"Dr. Nasir Mustafa CERTIFICATE OF APPRECIATION "NEUROANATOMY"
Dr. Nasir Mustafa CERTIFICATE OF APPRECIATION "NEUROANATOMY"
 
slidesgo-mastering-the-art-of-listening-insights-from-robin-sharma-2024070718...
slidesgo-mastering-the-art-of-listening-insights-from-robin-sharma-2024070718...slidesgo-mastering-the-art-of-listening-insights-from-robin-sharma-2024070718...
slidesgo-mastering-the-art-of-listening-insights-from-robin-sharma-2024070718...
 
C Interview Questions PDF By Scholarhat.pdf
C Interview Questions PDF By Scholarhat.pdfC Interview Questions PDF By Scholarhat.pdf
C Interview Questions PDF By Scholarhat.pdf
 
Open and Critical Perspectives on AI in Education
Open and Critical Perspectives on AI in EducationOpen and Critical Perspectives on AI in Education
Open and Critical Perspectives on AI in Education
 
3. Maturity_indices_of_fruits_and_vegetable.pptx
3. Maturity_indices_of_fruits_and_vegetable.pptx3. Maturity_indices_of_fruits_and_vegetable.pptx
3. Maturity_indices_of_fruits_and_vegetable.pptx
 
2 Post harvest Physiology of Horticulture produce.pptx
2 Post harvest Physiology of Horticulture  produce.pptx2 Post harvest Physiology of Horticulture  produce.pptx
2 Post harvest Physiology of Horticulture produce.pptx
 
C# Interview Questions PDF By ScholarHat.pdf
C# Interview Questions PDF By ScholarHat.pdfC# Interview Questions PDF By ScholarHat.pdf
C# Interview Questions PDF By ScholarHat.pdf
 
Introduction to Banking System in India.ppt
Introduction to Banking System in India.pptIntroduction to Banking System in India.ppt
Introduction to Banking System in India.ppt
 
QCE – Unpacking the syllabus Implications for Senior School practices and ass...
QCE – Unpacking the syllabus Implications for Senior School practices and ass...QCE – Unpacking the syllabus Implications for Senior School practices and ass...
QCE – Unpacking the syllabus Implications for Senior School practices and ass...
 
View Inheritance in Odoo 17 - Odoo 17 Slides
View Inheritance in Odoo 17 - Odoo 17  SlidesView Inheritance in Odoo 17 - Odoo 17  Slides
View Inheritance in Odoo 17 - Odoo 17 Slides
 
Open Source and AI - ByWater Closing Keynote Presentation.pdf
Open Source and AI - ByWater Closing Keynote Presentation.pdfOpen Source and AI - ByWater Closing Keynote Presentation.pdf
Open Source and AI - ByWater Closing Keynote Presentation.pdf
 
11. Post harvest quality, Quality criteria and Judgement.pptx
11. Post harvest quality, Quality criteria and Judgement.pptx11. Post harvest quality, Quality criteria and Judgement.pptx
11. Post harvest quality, Quality criteria and Judgement.pptx
 
JavaScript Interview Questions PDF By ScholarHat
JavaScript Interview  Questions PDF By ScholarHatJavaScript Interview  Questions PDF By ScholarHat
JavaScript Interview Questions PDF By ScholarHat
 
FINAL MATATAG Science CG 2023 Grades 3-10.pdf
FINAL MATATAG Science CG 2023 Grades 3-10.pdfFINAL MATATAG Science CG 2023 Grades 3-10.pdf
FINAL MATATAG Science CG 2023 Grades 3-10.pdf
 
INSIDE OUT - PowerPoint Presentation.pptx
INSIDE OUT - PowerPoint Presentation.pptxINSIDE OUT - PowerPoint Presentation.pptx
INSIDE OUT - PowerPoint Presentation.pptx
 
SD_Integrating 21st Century Skills in Classroom-based Assessment.pptx
SD_Integrating 21st Century Skills in Classroom-based Assessment.pptxSD_Integrating 21st Century Skills in Classroom-based Assessment.pptx
SD_Integrating 21st Century Skills in Classroom-based Assessment.pptx
 
7. Post Harvest Entomology and their control.pptx
7. Post Harvest Entomology and their control.pptx7. Post Harvest Entomology and their control.pptx
7. Post Harvest Entomology and their control.pptx
 
MathematicsGrade7-Presentation-July-12024.pptx
MathematicsGrade7-Presentation-July-12024.pptxMathematicsGrade7-Presentation-July-12024.pptx
MathematicsGrade7-Presentation-July-12024.pptx
 

Data conversion

  • 1. DATA CONVERSION REGISTERS, ADDRESSES AND BUSES Monday, November 21, 2016
  • 2. LEARNING OUTCOMES At the end of the lesson, I should be able to: a) -Definition of terms: Register, Address & Bus b) -Types of registers c) -Function of each register and main memory d) -Differences between register and main memory e) -Outline operating procedure for data processing f) -Factors affecting speed data transfer
  • 3. REGISTERS Registers are temporary storage area for instructions or data. They are not a part of memory; rather they are special additional storage locations that offer the advantage of speed. It works under the direction of the control unit to accept, hold, and transfer instructions or data and perform arithmetic or logical comparisons at high speed. Most operations are done on the register; the processor can’t directly perform arithmetic in memory. For example, if you want to add 1 to a memory address, the processor will normally do this by loading the initial value from memory into a register, adding 1 to the register, and then saving the value back to memory. The width (in bits) of the processor’s register
  • 4. ADDRESS A memory address is an identifier for a memory location, at which a computer program or a hardware device can store data and later retrieve it. In modern byte – addressable computers, each address identifies a single byte of storage; data too large to be stored in a single byte may reside in multiple bytes occupying a sequence of consecutive addresses. Some microprocessors were designed to be word – addressable, so that the addressable storage unit was larger than a byte. The efficiency of addressing of memory depends on the size of the address bus.
  • 5. In a computer program, an absolute address, (sometimes called an explicit address or specific address), is a memory address that uniquely identifies a location in memory. This is different from a relative address, which is not unique and specifies a location only in relation to somewhere else (the base address). Virtual memory also adds a level of indirection. Very often, when referring to the word size of a modern computer, one is also describing the size of virtual memory addresses of that computer. For example, a computer said to be “32 bits” usually treats memory addresses as 32 – bit integers; a byte addressable 32 – bit computer can address 232 = 4,294,967,296
  • 6. BUS A bus, in computing is a set of physical connections (cables, printed circuits etc.) which can be shared by multiple hardware components in order to communicate with one another. The purpose of bus is to reduce the number of pathways needed for communication between the components, by carrying out all communications over a single data channel.
  • 7. CHARACTERISTICS OF BUS A bus is characterized by the amount of information that can be transmitted at once. Width is used to refer to the number of bits that a bus can transmit at once. Frequency is the speed of the bus, which is the number of data packets sent or received per second. It is expressed in Hertz (Hz). Cycle is the each time that data is sent or received. Transfer speed is the amount of data which it can transport per unit of time. It is the product
  • 8. BUS SUBASSEMBLY Each bus is generally constituted of 50 to 100 physical lines, divided into three subassemblies which are: (i) Address bus (sometimes called memory bus) transports memory addresses which the processor wants to access in order to read or write data. It is unidirectional bus. (ii) Data bus transfers instructions coming from or going to the processor. It is bidirectional bus. (iii) Control bus (or command bus) transports orders and synchronization signals coming from the control unit and travelling to all other hardware components. It is bidirectional bus, as
  • 9. PRIMARY BUS There are two buses within a computer; Internal bus (also known as front – side bus (FSB)) allows the processor to communicate with the system’s central memory (RAM). Expansion bus (also known as input/output bus) allows various motherboard components to communicate with one another. However, it is mainly used to add new devices using what are called expansion slots connected to the input/output.
  • 10. TYPES OF REGISTER (A) MDR (MEMORY DATA REGISTER) This is the register of a computer’s control unit that contains the data to be stored in the computer storage (e.g RAM), or the data after a fetch from the computer storage. It acts like a buffer and holds anything that is copied from the memory ready for the processor to use it. The MDR is a two – way register because when data is fetched from memory and placed into the MDR, it is written to in one direction. When there is a write instruction, the data to be written is placed into the MDR from another CPU register, which then puts the data into memory.
  • 11. (B) CIR (CURRENT INTERRUPT REGISTER) It captures the value that is winning the interrupt arbitration. The CIR is updated at the beginning of an interrupt acknowledge bus cycle or in response to an update CIR command. The contents remain in the CIR until another interrupt acknowledge cycle or update CIR Command occurs.
  • 12. (c) User – Accessible Register: The most common division of user – accessible registers is into data registers and address registers. (d) Data Registers: They are used to hold numeric values such as integer and floating– point values. (e) GPRs (General Purpose Registers): They can store both data and addresses. (f) FPRs (Floating Point Registers): They store floating point numbers in many architectures.
  • 13. (g) Constant Registers holds read – only values such as one, or pi. (h) Special Purpose Registers: They hold program state (i) Instruction Registers store the instruction currently being executed. (j) Model – Specific Register (also known as machine – specific register) store data and settings related to the processor itself. (k) Control and status register: It has three types which are program counter, instruction register and status word (PSW).
  • 14. DIFFERENCES BETWEEN REGISTERS AND MAIN MEMORY REGISTER MAIN MEMORY 1 Registers are very small but are extremely fast. RAM is much larger and smaller memory that applications use as a scratch space. 2 It holds data temporary It holds information/data permanently 3 It serves as an assistance to the main memory It does not assist 4 It is an extremely fast and expensive form of computer memory. It is much cheaper.
  • 15. DATA – FETCH – EXECUTE CYCLE John Von Neumann introduced the idea of the stored program. Previously data and programs were stored in separate memories. Von Neumann realized that data and programs are indistinguishable and can therefore use the same memory. This led to the introduction of compliers which accepted text as input and produced binary code as output. The Von Neumann architecture uses a single processor which follows a linear sequence of fetch – decode – execute. In order to do this, the processor has to use some special registers.
  • 16. DATA TRANSFER SPEED Computer data bus width indicates how much data the chip can move through at once and the sizes of address bus indicates how much the memory chip can handle. Increasing the data bus will increase the quantity of data that the bus carry at one time and so speed up the performance/processing of the computer. A computer with a data bus of 32 lines is called 32 bits computer and the word length is 32 bits. Word length is the number of bits the CPU can process in a single operation.
  • 17. ASSIGNMENT Briefly outline the factors that affect data speed.
  • 18. TERMINOLOGY • Registers • Bus • Fetch • Execute • Interrupt